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Investigation into IGBT dV/dt during Turn-Off and
its Temperature Dependence
Angus Bryant, Member, IEEE, Shaoyong Yang, Member, IEEE,
Philip Mawby, Senior Member, IEEE, Dawei Xiang, Li Ran, Senior Member, IEEE
Peter Tavner, Senior Member, IEEE and Patrick Palmer, Member, IEEE
Abstract—In many power converter applications, particularly
those with high variable loads such as traction and wind power,
condition monitoring of the power semiconductor devices in
the converter is considered desirable. Monitoring the device
junction temperature in such converters is an essential part
of this process. In this paper, a method for measuring the
IGBT junction temperature using the collector voltage dV/dt at
turn-off is outlined. A theoretical closed-form expression for the
dV/dt at turn-off is derived, closely agreeing with experimental
measurements. The role of dV/dt in dynamic avalanche in high-
voltage IGBTs is also discussed. Finally, the implications of the
temperature dependence of the dV/dt are discussed, including
implementation of such a temperature measurement technique.
Index Terms—Power electronics, power semiconductor device,
converter, reliability, dynamic avalanche.
I. INTRODUCTION
Controlling the reliability of power semiconductor devices
is becoming increasingly important. Electrical power conver-
sion using power electronic systems is critical in both the
generation and efficient use of sustainable energy. As the
use of sustainable energy increases, the need for reliable
conversion systems becomes more important. Power electronic
converters for both traction (automotive and rail) and wind
power generation, to name two examples, are subject to large
junction temperature swings during normal operation that
are not typical of other power converter applications. For
wind power in particular, the widely-varying and intermittent
nature of the wind speed and the low converter modulation
frequencies (as low as a few hertz for large pole-number,
direct drive machines) has a severe effect on device reliability
due to the resulting deep thermal cycling [1]. As increasing
use of offshore wind farms is made, converter reliability is
particularly important since the access for maintenance or
repair is severely limited due to adverse weather conditions
[2], [3].
While reliability modelling tools are now coming into use
in the converter design stage, e.g. [4]–[6], there still exists a
need for condition monitoring of devices during the lifetime
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of the converter [7], [8]. This is particularly the case in the
example of offshore wind turbines because of their limited
access. Such methods of condition monitoring depend on
measuring the device temperature or other precursors over the
lifetime of the converter [9]. This may be used in thermal cycle
counting [4], [10], [11] to estimate the consumed lifetime of
the converter and hence allow predictive maintenance to take
place. Additionally, shut-down of the converter may take place
if the device temperature suddenly increases as a precursor to
packaging and device failure [12].
However, sensing the junction temperature during converter
operation is notoriously difficult. The three main methods that
have been reported for sensing the IGBT junction temperature
are:
• Change in on-state collector voltage (VCE(sat)) with
temperature at a given load current [13].
• Change in gate parameters (transconductance, threshold
voltage) with temperature [14]–[17].
• Estimation of device losses and hence junction tem-
perature from converter operating conditions and the
packaging and heatsink thermal impedance [10], [18]–
[20].
The first suffers from the difficulty in obtaining an accurate
measurement of a few millivolts change in VCE in the on-state
against a background of VCE switching to several hundred or
thousand volts in the off-state. The second relies on measuring
the rate of change of both the collector current and gate voltage
during turn-on, or measuring the exact instance of collector
current increase when the gate voltage crosses the threshold
voltage, neither of which is straightforward. The last, while
not requiring any difficult sensing methods, relies on knowing
the packaging thermal impedance; however towards the end of
life the thermal resistance increases due to solder degradation,
leading to an underestimate of the temperature.
An alternative parameter which changes with temperature is
the rate of change of collector voltage, dVCE/dt, during IGBT
turn-off. This is usually at its most positive during the main
rise in collector voltage; therefore it may be sensed directly
from the IGBT voltage, or indirectly from the time delay in
turn-off and the resulting distortion in the converter PWM
waveform [21]. The latter may utilise harmonic identification
methods to detect the small change in IGBT turn-off time
resulting from dV/dt changes with junction temperature. The
dV/dt depends on the junction temperature, load current,
collector voltage and IGBT gate circuit, with much of this
Copyright (c) 2011 IEEE. Personal use is permitted. For any other purposes, Permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication.
2
N+
anode (P+ emitter)
collector
(C)
gate
(G)
emitter
(E)
N- drift region
P-well
Inter-cell region
P+ 
Buffer layer
 (if PT/FS)
depletion layer
N
x=WBWHWP+ x=0 x
Fig. 1. Basic IGBT structure, shown for a planar device.
dependence due to the charge stored within the IGBT. While
previous work has examined the physics behind the collector
voltage rise at turn-off [22]–[25], it does not form a closed-
form expression for the dV/dt and thus the dependencies in
the IGBT cannot be fully analysed. Furthermore, as high-
voltage IGBTs with ratings above 4.5 kV are increasingly in
use, there is an opportunity for an improved understanding
to be gained of the role of dV/dt in the onset of dynamic
avalanche in high-voltage IGBTs.
This paper examines the theory behind the IGBT collector
voltage dV/dt during turn-off, and develops an analytical
model for it in terms of physical device parameters and
operating conditions. This is compared with experimental
measurements, followed by the application to temperature
sensing for condition monitoring.
II. IGBT TURN-OFF OPERATION
A. Overview of the Turn-Off Process
The structure of an IGBT is dominated by a wide lightly-
doped N- drift (base) region, sandwiched between a P+ emitter
(the anode) and a P-well/MOS gate region. The gate structure
may contain a lateral channel, giving a planar IGBT, or a
vertical channel situated alongside a trench gate. At the anode
there may be an N-type buffer layer, giving a punch-through
(PT) or field-stop (FS) device, as opposed to a non-punch-
through (NPT) device. Fig. 1 shows a classic planar IGBT
structure.
Regardless of the structure of a particular device, the
behaviour of the carriers in the drift region is governed by
the ambipolar diffusion equation (ADE):
D
∂2p (x, t)
∂x2
=
p (x, t)
τ
+
∂p (x, t)
∂t
(1)
The concentration of excess carriers p(x, t) is determined by
the boundary conditions at each end of the drift region. In
most IGBTs the long high-level lifetime τ (typically a few µs
to tens of µs) gives rise to a long diffusion length La =
√
Dτ ,
where D is the ambipolar diffusivity. La is typically similar
in length to, or longer than, the drift region width WB , giving
rise to an almost linear excess carrier density distribution p(x).
Fig. 2 shows a plot of the hole concentration across the drift
region (under the gate) for a NPT planar IGBT, generated
using Silvaco ATLAS [26] simulations.
During turn-off the stored charge must be evacuated; this
sets rate of rise in collector voltage, dVCE/dt, as the charge
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Fig. 2. ATLAS simulation of IGBT turn-off for a NPT DMOS structure,
showing the hole concentration profile as the CSR shrinks. The collector
current IC starts to fall between 0.777µs and 0.864µs, and the current tail
(phase 5) commences between 0.864µs and 1.320µs.
is extracted and the depletion layer expands. Fig. 3 shows a
typical NPT IGBT inductive turn-off waveform, with the five
phases of turn-off described as follows:
1) The gate voltage VGE falls to a level set by the
MOS channel current (approximately proportional to the
collector current IC). The MOS channel is in linear
operation during this phase.
2) The MOS channel is now in saturated operation. The
Miller capacitance CGC charges through the gate and
the collector voltage VCE starts to rise.
3) Once the accumulation layer under the gate has disap-
peared, the Miller capacitance decreases suddenly (when
Cacc becomes zero in appendix I of [27]) and VCE
increases sharply. dVCE/dt is now limited by the rate
at which the depletion layer can expand.
4) Once VCE has reached approximately the supply voltage
VDC the freewheel diode can turn on. This allows IC to
fall to a level ICT set by the remaining stored charge,
and the collector VCE exhibits the classic overshoot
from discharging the stray inductance.
5) The current tail now begins, and IC is now set only
by the remaining stored charge and recombination rate.
The tail current is strongly dependent on the high-level
carrier lifetime τ in the drift region and the charge
remaining in the N-base.
B. dV/dt Dependency and the Need for an Improved Model
The collector voltage rises during phase 3 because of a small
reduction in the IGBT gate voltage VGE , as expected because
the gate drive voltage VGG is now zero or negative. This causes
a slight reduction in the MOS channel current Ich, while in the
on-state this provides the electron current into the N-base to
maintain the required level of stored charge. Reducing this
slightly causes stored charge to be extracted, allowing the
depletion layer to expand and the collector voltage to rise.
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Fig. 3. Detail of a typical NPT IGBT inductive turn-off process, showing
the five phases of IGBT turn-off.
Once the collector current falls in phase 4, the MOS channel
current falls too and the MOS channel can turn off.
This process is analysed in references [22]–[24]. Both
give similar expressions for the dV/dt, dependent on the
“instantaneous current” i which forces the depletion layer
expansion and rise in collector voltage; see appendix I for
further details. The expression in [24] is:
i =
εAp0
WBNB
dVCE
dt
, (2)
where p0 is the excess carrier density in the on-state at the
anode PN- junction, ε is the silicon permittivity, A is the active
chip area, NB is the drift region doping and WB is the drift
region width as in Fig. 1. This may be considered to be a
capacitive expression, linking the dV/dt to the current i via a
charge extraction capacitance CO:
i = CO
dVCE
dt
, (3)
CO =
εAp0
WBNB
. (4)
Using typical values for a 1700 V planar NPT IGBT,
with p0 = 8 × 1015 cm−3, WB = 266 µm, A = 1 cm2
and NB = 1014 cm−3, the charge extraction capacitance
CO in equation (4) is approximately 3.2 nF. This remains
approximately constant with collector voltage. In comparison,
the depletion layer capacitance, Cdep, defined in appendix I,
decreases from 410 pF at V = 50 V to 167 pF at V = 300
V; clearly this is small in comparison.
While the expression in equation (2) gives an estimation
for the instantaneous current to force the charge extraction, it
does not relate directly to the load current IC . This may be
many times larger than the instantaneous current i. Hence this
does not result in a closed-form expression for dV/dt, giving
an incomplete explanation for the mechanisms behind the
collector voltage rise. This is particularly important because a
full understanding is needed for explanation of the temperature
dependency of dVCE/dt at turn-off.
The factor omitted in previous work is the role of the MOS
channel. This provides negative feedback from the collector
voltage to the gate voltage, stabilising the dV/dt during phase
3. If the gate voltage falls too much, the MOS channel current
falls, causing a reduced electron current into the remaining
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Fig. 4. Charge profile for ideal planar (α=0) and trench (α=1) carrier density
distributions. The generalised carrier density distribution, with an intermediate
carrier density level, αp0, at the cathode is also shown.
stored charge and hence an increase in dVCE/dt. This causes,
through the Miller capacitance CGC , extra current to flow into
the gate, opposing the reduction in gate voltage. Therefore in
addition to the role of the stored charge in limiting the dV/dt
there is a strong coupling with the MOS channel and gate
circuit. The latter is obvious from the conventional role played
by the gate resistance RG in controlling the switching speed.
III. ANALYTICAL MODEL
A model is now required to relate the dV/dt, gate drive
characteristics, collector current and temperature dependent
device parameters. The derivation proceeds as follows. Firstly,
the level of stored charge affects the rate of its extraction at
turn-off. Secondly, the stored charge depends on the collector
current and P+ emitter (anode) recombination. Thirdly, the rate
of extraction also depends on the action of the MOS channel
and the Miller capacitance CGC . Finally, these are combined to
give the closed form expression with temperature dependence.
A. Stored Charge and Carrier Injection
In modelling the charge extraction capacitance, there are
two assumptions that are made. Firstly, the high-level lifetime
τHL in the drift (base) region is sufficiently high so that
the excess carrier density curve p(x) is approximately linear.
Secondly, the high lifetime ensures that the carrier density
profile of the remaining stored charge not yet swept out by
the expanding depletion layer remains constant during turn-
off. The carrier density within the conductivity-modulated drift
region (carrier storage region, CSR) in the on-state, shown in
fig. 4, can then be approximated by:
p0(x) = p0
(
1− (1− α)x
WB
)
(5)
where p0 is the excess carrier density in the on-state at the
anode PN- junction and WB is the drift region width. α sets
the carrier density at the MOS end of the base region, which
depends on the technology (planar or trench) and relative
widths of the P-well and intercell (MOS gate) regions. This is
illustrated in fig. 4 for “ideal” planar and trench carrier density
distributions.
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Fig. 5. Charge extraction and CSR shrinkage during IGBT turn-off. The
CSR width W is decreasing and the boundary is moving towards x = 0.
p0 is found by solving for the carrier density gradient ∂p/∂x
at the anode junction as described in appendix II, giving:
p0 =
√
bIC
qAhp(b+ 1)
. (6)
hp is the P-emitter recombination parameter, as defined in
appendix II, and b = µn/µp is the ratio of the mobilities. The
critical role of hp, therefore, is to set the level of excess charge
injected into the N-base. As the P+ emitter doping level is
increased, hp decreases as shown in appendix II and therefore
p0 increases as expected. This therefore affects the charge
extraction capacitance, equation (4), and hence the dV/dt at
turn-off.
B. Charge Extraction Capacitance
As the depletion layer expands and the CSR shrinks, the
boundary between the two at x = W moves towards x = 0,
see fig. 5. The rate of change of total charge Q in the CSR
can be expressed as follows by the charge control equation,
shown for electrons here (a corresponding version exists for
holes):
dQ
dt
= In2 − In1 − Q
τHL
(7)
In2 is the electron current at the cathode end of the CSR,
equal to the MOS channel current Ich, and In1 is that at the
anode end, equal to the emitter recombination current. In the
on-state, assuming that τHL is large, the approximation In2 ≈
In1 ≈ bIC/(b + 1) can be made. When the depletion layer
is expanding during phase 3, the charge is extracted because
In2 < In1, i.e. Ich < bIC/(b+1). This difference, defined here
as ∆Ich, is approximately equal to −dQ/dt. (∆Ich should
strictly include the displacement current from the depletion
capacitance Cdep; however, since p0 À NB and as discussed
earlier and in appendix I, this may be neglected.) Hence:
∆Ich =
bIC
b+ 1
− Ich = −dQ
dt
(8)
= − dQ
dW
dW
dVCE
dVCE
dt
(9)
VCE is related to the depletion layer width Wd =WB−W
by:
Wd =
√
2εVCE
qNT
. (10)
NT is the effective carrier density in the depletion region,
consisting of the drift region doping level NB and the extra
carriers arising from the electron and hole currents flowing
through the depletion layer. Appendix III discusses this in
more detail.
The charge remaining in the CSR is found by integrating
the carrier density from x = 0 to W , Fig. 5:
Q = qA
W∫
0
p0
(
1− (1− α)x
WB
)
dx (11)
Differentiating and substituting equations (10,11) into equa-
tion (9) gives an expression for the rate of change of charge:
∆Ich =
p0
NT
[
α
εA
Wd
+ (1− α) εA
WB
]
dVCE
dt
(12)
Hence, with Cdep defined as εA/Wd and Cmin defined as
εA/WB , the charge extraction capacitance CO is defined by
and related to ∆Ich by:
∆Ich = CO
dVCE
dt
(13)
CO =
p0
NT
[αCdep + (1− α)Cmin] (14)
The significant role played by the stored charge in increas-
ing CO is clear here. As the stored charge increases with p0,
the change in MOS channel current, ∆Ich, required to achieve
a particular dV/dt, must increase. It is also clear from equation
(14) that the value of CO changes with voltage, depending on
the value of α. In ideal planar IGBTs, with α = 0, CO is
constant with VCE since there is no contribution of Cdep; in
ideal trench IGBTs (α = 1) CO is a direct multiple of the
depletion layer capacitance and varies significantly with VCE .
In practice α is always greater than zero, even in planar IGBTs.
C. Negative Feedback via the MOS Channel
The change in channel current ∆Ich is caused by a small
reduction in gate voltage from the MOS saturation (plateau)
value in phase 2. Defining the latter as VGE(on) – which is
clearly dependent on the load (collector) current, equation
(15) – and assuming the reduction in gate voltage, ∆VGE ,
is small, this gives the relationship between ∆Ich and ∆VGE
in equation (17):
Ich =
bIC
b+ 1
=
Kp
2
(VGE(on) − VTH)2 (15)
∆Ich = Kp(VGE(on) − VTH)∆VGE (16)
= gm∆VGE (17)
As the collector voltage rises, the current flowing out of
the gate, IG, mostly consists of the gate-collector capacitance
current (assuming that the dVGE/dt is small):
Copyright (c) 2011 IEEE. Personal use is permitted. For any other purposes, Permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication.
5
VCE
RG
VGG(off)
IC
Tj
CGC
CO
p0
Wd
VGE(on),gm
dVCE
  dt
µn,µp,b
hp
Kp,VTH
Fig. 6. Summary of dependency of dVCE/dt on operating conditions and
temperature-dependent parameters, described in function blocks.
IG = CGC
dVCE
dt
. (18)
Hence, with τG = RGCGC ,
VGE(on) − VGG(off) = τG
CO
Ich, (19)
where VGG(off) is the gate drive voltage (zero or negative).
Substituting equation (17) and rearranging gives the closed-
form expression for the dV/dt:
dVCE
dt
=
1
τG
(
VGE(on) − VGG(off)
1 + COgmτG
)
(20)
This expression for dV/dt is expected, since if there is very
little or no stored charge (CO −→ 0) then it is set solely
by the gate resistance and gate-collector capacitance. It is
also equivalent to the expression given in [28], but with the
inclusion of the stored charge via CO. However as the level
of stored charge increases with CO, the dV/dt reduces and is
ultimately limited by the level of stored charge. Reducing the
gate resistance RG below a certain level to increase the dV/dt
and hence the switching speed does not produce any further
effect since the dV/dt is limited by the stored charge in the
IGBT.
D. Temperature and Operating Condition Dependency
A summary of the dependencies of all parameters within
the expression for dV/dt is given in Fig. 6. Both the junction
temperature Tj and the collector (load) current IC have
significant influences, and the instantaneous collector voltage
VCE affects the dV/dt too. The junction temperature affects
the dV/dt through the MOS channel parameters VTH and Kp
and the emitter recombination parameter hp (via the stored
charge).
The temperature dependencies of µn, µp, VTH and Kp
are relatively well-determined [29]. That of hp is less well-
determined; a discussion of this is given in appendix II.B.
The device parameters were estimated from datasheet values
using the procedures in [30]. The transfer characteristics
were obtained using a Tektronix 371B curve tracer with the
device placed in an environmental chamber to control the
TABLE I
IGBT PARAMETERS
Parameter Symbol Value
Device area A 0.5 cm2
Base width WB 100 µm
Base doping NB 8×1013 cm−3
Emitter recomb. param. hp 1.7×10−13 cm4s−1
Saturation velocity vsat 1×107 cm.s−1
Intercell area ratio ai 0.5
Cathode charge ratio α 0.5
MOS channel conductance Kp 7.8 A.V−2
MOS threshold voltage VTH 6.7 V
Electron mobility µn 1400 cm2V−1s−1
Hole mobility µp 450 cm2V−1s−1
Gate resistance RG 15 Ω
temperature. Fig. 11 shows the transfer characteristics, both
experimental and fitted, with the temperature dependencies
given in equations (21) and (22). Table I shows the necessary
device parameters for this work.
Kp = Kp0
(
300
Tj
)0.8
(21)
VTH = VTH0 − 6.775× 10−3(Tj − 300) (22)
The temperature dependency exponent k for the emitter
recombination parameter hp, as in equation (50), was set to
0.5. Temperature dependencies for µn and µp were taken from
[29]; that for vsat was based on data in [31] and used a linear
change of –104 cm.s−1K−1. It is assumed that VGG(off) is
zero during phase 3.
IV. EXPERIMENTAL OBSERVATIONS
A. Switching Test Results
The dependence derived in equation (20) may be validated
by performing inductive switching tests on IGBTs. In this
work, a planar non-punch-through (NPT) IGBT rated at 1200
V and 50 A was tested under inductive switching conditions.
The switching waveforms at turn-off were recorded at different
device temperatures, load currents and supply voltages to study
the effects of these conditions on dVCE/dt, and to compare
quantitatively with predictions from equation (20).
Turn-off waveforms at supply voltages of 160 V and 300
V and a load current of 50 A are shown in figs. 7 and 8
respectively. Note that the dV/dt decreases as the temperature
increases.
The dV/dt is not constant during switching because, as
explained in section III-D, the capacitances CO and CGD vary
with VCE . The maximum dV/dt occurs when VCE=VDC , as
evident in Figs. 7 and 8. Furthermore, the relatively high stray
inductance used in the experimental setup, giving large voltage
overshoots, arises from the extra length of the commutation
loop from the use of the environmental chamber. However the
stray inductance does not determine the maximum dVCE/dt
because it only affects phase 4 of the turn-off process after
VCE has exceeded VDC , i.e. when the freewheel diode turns
on and dIC/dt¿ 0.
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Fig. 8. Turn-off waveforms for VCE at a supply voltage of 300 V and a
load current of 50 A, shown with varying temperature. All traces are shown
in reference to the supply voltage of 300 V.
The maximum gradient was calculated from the curves
at all temperatures, load currents and supply voltages for
comparison with the predicted dV/dt values. The resulting
experimentally-measured maximum dV/dt values are shown
in figs. 9 and 10, with linear fits shown. The slope of 6.746
V.µs−1K−1 is common to all curves. The vertical offset is
dependent on the current and supply voltage.
B. Discussion
The resulting dependencies of dV/dt against temperature,
load current and supply voltage are shown with the experimen-
tal measurements in figs. 12 and 13. There is gentle curvature
to the dependencies evident in the calculated curves that is not
shown in the measured values.
The values for the calculated charge extraction capacitance
CO are shown in fig. 14. This varies from approximately 16 nF
at 300 V, 10 A and -40 ◦C, to 36.5 nF at 160 V, 50 A and 125
◦C. As expected, this increases with current and temperature,
but decreases with voltage since the depletion layer width Wd2
increases with voltage. The ratio CO/(gmτG) is plotted in fig.
15. Values for this ratio range from 1.24 at 160 V, 50 A and
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Fig. 9. Measured dV/dt values and linear fitted curves against temperature
for varying load currents at a supply voltage of 160 V.
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Fig. 10. Measured dV/dt values and linear fitted curves against temperature
for varying load currents at a supply voltage of 300 V.
-40 ◦C, to 3.07 at 300 V, 10 A and 125 ◦C. This shows that
the charge extraction capacitance CO is comparable to the
gmτG product in determining the dV/dt in phase 3 of turn-
off, although it becomes less significant at higher currents as
gm increases more than CO. This suggests that the charge
extraction capacitance is limiting the dV/dt to a similar extent
as, or more than, just the gate feedback alone.
The comparison of predicted and measured dV/dt in figs.
12 and 13 shows that the prediction in equation (20) generally
fits the measured dV/dt well. There is some discrepancy at
low currents. The reason for this is unclear, although the trend
of results is in agreement. This is not an issue, however, if the
dV/dt curves against temperature and current are obtained
experimentally and used as a look-up table for estimating the
device temperature from the dV/dt. Indeed, the practically
linear variation of dV/dt with temperature may make the
look-up table implementation simpler. Furthermore, because
the supply voltage VDC will typically be fixed in a voltage
source converter, the maximum dV/dt will usually be at the
same voltage. Since the gate resistance RG and supply voltage
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Fig. 11. IGBT transfer characteristics at varying temperature. Dotted:
experiment, solid: fitted curves using equation (15).
−50 0 50 100 150
2
2.5
3
3.5
4
4.5
5
5.5
6
Temperature (°C)
dV
CE
/d
t (k
V/
µs
)
dV/dt at VDC = 160 V
 
 
10 A
20 A
30 A
40 A
50 A
Increasing
current
Fig. 12. Modelled dependence of dV/dt on temperature at a supply voltage
of 160 V, shown for different load currents.
−50 0 50 100 150
2
2.5
3
3.5
4
4.5
5
5.5
6
Temperature (°C)
dV
CE
/d
t (k
V/
µs
)
dV/dt at VDC = 300 V
 
 
10 A
20 A
30 A
40 A
50 A
Increasing
current
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VDC are fixed, the only dependencies that need to be tracked
with converter operation are the junction temperature Tj and
collector current IC , equal to the load current IL until the end
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Fig. 14. Variation in charge extraction capacitance CO with temperature,
load current and supply voltage. Dotted: 160 V, solid: 300 V.
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supply voltage. Dotted: 160 V, solid: 300 V.
of phase 1-3.
Here the values for α and ai were both 0.5. It is logical that
they are similar or the same; indeed the carrier density at the
MOS end of the carrier storage region is not zero in a planar
IGBT, and to a large extent is determined by the intercell area
ratio ai [32], [33].
This method may also be used as an additional means
to check the value for hp and its temperature dependence
exponent k if all other parameters are known. The temperature
dependency of hp was also found to give the best fit with k
= 0.5. This is much less than the value of 2.5 suggested for
an abrupt junction by [34] and agrees with the assumption
made in [35]. This deviation from the expression for an abrupt
junction is to be expected, since a typical NPT IGBT typically
has a shallow P emitter (anode) implanted into an N- substrate,
known as a transparent emitter. This results in a significant
variation in the emitter recombination, hence the temperature
dependency will be different from that of an abrupt junction.
This suggests that further work is needed in this area to derive
a formal temperature dependency for hp valid for emitters
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found in NPT and soft punch-through/field-stop devices.
The dVCE/dt in phase 3 also affects the rate of current fall
dIC/dt in phase 4, by virtue of the necessity to reduce the
current in the stray inductance. A higher dVCE/dt takes the
voltage higher while the current falls, speeding its fall. This
further reduces the total turn-off time of the IGBT.
V. CONSEQUENCES OF DV/DT DEPENDENCY
A. Use of dV/dt for Temperature Estimation
As shown in figs. 7 and 8, the resulting increase in turn-off
time ∆t arising from the dV/dt change is approximately 50 ns
for a temperature increase from 25 ◦C to 125 ◦C for the device
studied. This is small relative to the switching period, typically
in the range of 20 µs to 1 ms for IGBT converters. However it
may be detected by harmonic identification methods outlined
in [21], which shows that the dV/dt is indeed a useful method
in sensing the IGBT temperature.
There is, of course, the option of measuring the dV/dt
directly from the switching waveforms. Although the details
are beyond scope of this paper, such a method would be
feasible using a capacitor to sense the dV/dt. Since the load
current during any switching cycle is known in a typical
converter – often from a current sensor providing control of
the current – the maximum dV/dt at turn-off is then the only
measurement required to estimate the IGBT temperature. The
look-up table would be easily implemented in the converter
controller, whether it is a DSP or FPGA. Real-time cycle
counting as in [10] could then form an estimate of the
remaining lifetime of the converter, based on the actual device
temperature history observed.
B. The Role of dV/dt in Dynamic Avalanche
In high-voltage IGBTs there is a greater chance than in
low-voltage IGBTs of dynamic avalanche during turn-off [36],
[37]. This occurs when the collector voltage VCE is rising
towards the supply voltage VDC . At high voltages the electric
field at the drift region/P-well junction is sufficient to initiate
avalanche, with the generated electrons flowing through the
depletion layer from the the P-well to the remaining CSR.
There is negligible avalanche in the intercell region of the
device. Indeed, the ability of the impact ionisation to supply
the shrinking CSR with sufficient electron current allows the
MOS channel to turn off, with the gate voltage VGE falling
below the threshold voltage VTH . This may also be seen
from the point of view of the reduction in MOS channel
current, ∆Ich: if the hole current becomes too high and hence
the electron current too low, then ∆Ich is large. With fewer
electrons in the region of the channel, more holes flow through
the P-well and high-field region instead and thus increase the
rate of impact ionisation. The removal of current from the
MOS channel requires that all remaining current – both hole
and electron – flows through the P-well. This phenomenon
reduces dVCE/dt as VCE approaches the supply voltage due
to the extra charge resulting from carriers generated by impact
ionisation.
The discussion in [37] notes that the onset of dynamic
avalanche is not solely determined by the I-V switching locus
passing through the RBSOA curve, but also dependent on the
gate resistance RG. However, it does not explain how the gate
resistance affects the onset of avalanche. The relationships
in equations (13) and (20) complete the analysis of dynamic
avalanche. For high-voltage IGBTs with ratings above 4.5 kV,
the resulting dV/dts are very large. In order to achieve these
values of dV/dt, ∆Ich must be very large. This is especially
the case since for such IGBTs the base doping NB is small,
giving a large value for CO. This value of ∆Ich tends to
reduce the MOS channel current to zero before VCE reaches
the supply voltage and, since the voltage and thus maximum
electric field in the depletion layer are high, it forces the
avalanche current to flow. Only by choosing a sufficiently high
value of RG, thus increasing τG, is the dV/dt reduced so that
∆Ich is smaller and hence the MOS channel does not turn off.
It should be noted that some high-voltage IGBTs are capable
of undergoing dynamic avalanche safely during turn-off [38]
and smaller values of RG may be used as such to reduce the
turn-off switching losses.
VI. CONCLUSIONS
A theoretical closed-form expression has been derived here
for the IGBT collector voltage dV/dt during IGBT turn-off.
It has been shown that the dV/dt is limited by both the
gate circuit – including the gate resistance and gate-collector
(Miller) capacitance – and the level of stored charge in the
lightly-doped base (dirft) region. Consequently the dV/dt is
affected by temperature, the load current and the collector
voltage.
Experimental measurements have been taken, and the theo-
retical expression has been shown to follow the experimen-
tal observations closely at higher currents. The result is a
complete understanding of the mechanism of this phase in
the IGBT switching process, and the role of the temperature-
dependent device parameters in determining the dV/dt at turn-
off. Additionally, it has been shown that the dV/dt is critical
in controlling the onset of dynamic avalanche in high-voltage
IGBTs.
The consequence of the temperature dependency of the
IGBT collector voltage dV/dt is its potential use as a means
of detecting the junction temperature of the IGBT, which
is beneficial in condition monitoring of power devices in
converter applications.
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APPENDIX I – PREVIOUS WORK ON DV/DT
The process of charge extraction and rise in VCE is analysed
in references [23], [24]. Both give similar expressions for
the dV/dt, dependent on the “instantaneous current” i which
forces the depletion layer expansion and rise in collector
voltage. That in [23] is:
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i = qAp0
sinh
(
1
La
√
2εVCE
qNT
)
sinh
(
WB
La
) √ ε
qNTVCE
dVCE
dt
,(23)
NT = NB +
βPNP IC
(1 + βPNP ) qAvsat
. (24)
p0 is the excess carrier density in the on-state at the anode PN-
junction. NT is the effective doping level, taking account of the
carrier flow through the depletion region. IC is the collector
current, which is practically constant at the load current IL
during phase 3 of turn-off. βPNP is the gain of the internal
PNP transistor in the IGBT, vsat is the carrier saturation
velocity, A is the active device area, q is the electron charge
and ε is the permittivity of silicon. This may be simplified
by assuming that La À WB , which results in the sinh terms
being small:
sinh
(
1
La
√
2εVCE
qNT
)
≈ 1
La
√
2εVCE
qNT
, (25)
sinh
(
WB
La
)
≈ WB
La
, (26)
i ≈
qAp0
√
2εVCE
qNT
√
ε
qNTVCE
LaWB
La
dVCE
dt
. (27)
This then gives the same expression as in [24]:
i =
εAp0
WBNT
dVCE
dt
. (28)
This also agrees with the expressions in [22], [39] for the
dV/dt, which is expressed using variables defined here as:
i = Cbcj
(
1 +
1
b
)[
1 +
p0
6NB
]
dVbc
dt
, (29)
where Cbcj is the P-well depletion layer capacitance and Vbc ≈
VCE is the P-well depletion layer voltage. In [40] it is shown
that a similar expression results from the model in [41]. Such
expressions for the output capacitance of the IGBT result are
also used in small-signal analysis of IGBT switching transients
in [42], [43].
In comparison, the displacement capacitance Cdep is given
by
idisp =
εA
Wd
dVCE
dt
= Cdep
dVCE
dt
, (30)
Wd =
√
2εVCE
qNT
, (31)
where Wd is the depletion layer width. A geometrical split
between the collector-emitter capacitance CCE and the gate-
collector (Miller) capacitance CGC is often applied to Cdep
[29], [44].
APPENDIX II – EMITTER RECOMBINATION
A. Dependence of Stored Charge on Emitter Recombination
p0 from equations (5,6) is found by solving for the carrier
density gradient ∂p/∂x at the anode junction:
∂p
∂x
=
1
2qA
(
In
Dn
− Ip
Dp
)
, (32)
Ip = IC − In, (33)
In = qAhpp02. (34)
This gives the following expression for p0:
p0 =
D (1− α)
2hpWB
(√
1 +
2hpW 2BIC
qADDp (1− α)2
− 1
)
,
≈
√
bIC
qAhp(b+ 1)
, (35)
where b = µn/µp is the ratio of the mobilities, approximately
equal to 3 at room temperature.
hp is the P-emitter recombination parameter, as defined for
an abrupt junction in [34], [45] as:
hp =
1
NA
− coth
(
WP
Ln(P )
)
Dn(P )
Ln(P )
. (36)
Dn(P ), Ln(P ) =
√
Dn(P )τn(P ) and τn(P ) are the electron (mi-
nority) diffusivity, diffusion length and lifetime respectively in
the P+ emitter. NA− is the emitter doping level and WP is the
P+ emitter width. The parameter hp is therefore equivalent to
the minority saturation current density Isne, with
Isne = qAhpni2, (37)
where ni is the intrinsic carrier concentration. hp has alterna-
tively been related to the Gummel number G by G = 1/hp,
although such a relationship should be used with care [46]. In
[47] the effect of varying the Gummel number, i.e. hp, on the
on-state/switching loss trade-off is studied.
B. Emitter Recombination through a Buffer Layer
Punch-through and field-stop devices have a relatively
highly-doped N-type buffer layer between the P+ anode and
N- drift region, which acts to stop the depletion layer from
reaching the anode while the voltage across it is still increas-
ing. Typical doping densities of this layer are NH = 1016-1017
cm−3. Due to its high doping, the holes injected across it from
the anode into the N-base region act as minority carriers. The
buffer layer acts to reduce the injection efficiency of holes
into the base region, and reduces the level of stored charge in
the base region. Also, the flow of holes from the emitter into
the buffer layer is governed by low-level injection due to the
relatively high doping level of the buffer layer exceeding the
hole (minority) concentration.
Classic analysis for high-gain, low-injection-level bipolar
transistors may be used to determine the buffer layer behaviour
due its narrow width. Fig. 16 shows the buffer layer in detail.
The hole concentration decreases from the P+ emitter towards
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Fig. 16. Simplified characteristics of the hole concentration distribution in
the buffer layer region for punch-through and field-stop IGBTs.
the N- drift region. Application of the continuity equation for
holes, expressed as a charge control equation, gives:
dQH
dt
= −QH
τpH
+ Ip0 − Ip1 (38)
where QH is the total hole charge, expressed as:
QH =
qAWH (pb1 + pb2)
2
(39)
and τpH is the minority (hole) lifetime in the buffer layer.
The gradient of the hole concentration may be approximated as
follows, giving the hole current at the N- drift region boundary
Ip1:
Ip1 =
qADpH (pb1 − pb2)
WH
(40)
where DpH is the hole diffusivity in the buffer layer. This
linear approximation is valid since the diffusion length LpH =√
DpHτpH is much greater than the buffer layer width WH .
It is also equivalent to the classic bipolar transistor charge
equation in reference [48], where the forward and reverse
transit times τF and τR are equal to WH2/(2DpH):
Ip1 =
qF
τF
− qR
τR
(41)
The boundary carrier density pb1 is dependent on the
electron recombination current at the anode (equation (42)):
note that this is low-level injection due to the high donor
concentration NH . That at the drift region boundary, pb2, is
related to the ambipolar carrier density at the buffer layer/drift
region boundary (p0) by the high-level injection condition
(equation (43)).
In0 = qAhpNHpb1 =
IsneNHpb1
n2i
(42)
pb2 =
p0
2
NH
(43)
In the on-state, the rate of change of charge dQH/dt is zero.
Substituting IC = In0 + Ip0 and equations (39,40,42,43) into
(38) gives an expression for the steady-state charge QH :
QH =
IC + qA
(
hp +
2DpH
WHNH
)
p0
2
1
τpH
+
2hpNH
WH
+
2DpH
WH
2
(44)
Elimination of QH to get Ip1, the hole current into the drift
region, in terms of the collector current IC and the ambipolar
carrier density p0 yields the following:
Ip1 =
IC − qAWHp0
2
NHτpH
− qAhpp02
WH
2
2DpHτpH
+
hpNHWH
DpH
+ 1
(45)
As the buffer layer width WH tends to zero, the expression
reduces to the NPT case as expected:
Ip1 = IC − qAhpp02 (46)
Also, since WH2/(2DpHτpH) ¿ 1, and typically hp À
WH/(NHτpH), the electron current into the drift region In1
= IC - Ip1 can be approximated as follows:
In1 =
KIC
1 +K
+
qAhpp0
2
1 +K
(47)
K =
NHWHhp
DpH
(48)
The first term in equation (47) involving IC is the extra
electron current consisting of electrons attracted to the rel-
atively high N-type doping of the buffer layer. The second
term is that expected from recombination into the anode under
high-level injection conditions. Assuming that In1 is given by
bIC/(b + 1), substitution of this into equation (47) results in
an effective emitter recombination parameter hp(eff):
hp(eff) = hp
(
b
b−K
)
. (49)
As the buffer layer width WH and doping NH increase, K
increases, causing an increase in hp(eff), and reduced stored
charge injection into the N-base, as expected.
C. Emitter Recombination Temperature Dependency
The temperature dependency of hp is not well-determined.
The general dependence may be expressed as follows, with
the exponent k < 0 and T0 typically equals 300 K:
hp = hp0
(
T0
Tj
)k
. (50)
However the value of k varies between references, with
different values in the range 0.5–2.5 from [34], [35], [49], [50].
It is suggested in [35] that the Gummel number G ∝ T 0.5, i.e.
hp ∝ T−0.5, because the minority emitter recombination takes
place mainly in the highly-doped part of the emitter where the
lifetime, mobility and emitter doping level are independent
of temperature. There are further complicating factors too.
For punch-through or field-stop IGBTs, the value of hp from
the P+ emitter is increased by the N-buffer, resulting in an
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Fig. 17. Carrier velocity within the depletion region of an IGBT during
turn-off. Upper: electric field distribution, lower: carrier velocity.
overall hp(eff) which gives less charge injected into the N-
base (see appendix II.B). In addition, a diffused P+ emitter
(anode) will give a different expression for hp from that of
the abrupt junction in equation (36) due to the values of
NA
−, and therefore Ln(P ) and Dn(P ), changing throughout
the emitter width; the resulting temperature dependence for
a diffused junction will be correspondingly complex. What
is clear, though, is that in all cases equation (50) results
in decreasing hp with increasing temperature, and increased
stored charge injection and an increase in CO.
APPENDIX III – EFFECTIVE CARRIER DENSITY IN THE
DEPLETION REGION
NT is the effective carrier density in the depletion region,
consisting of the drift region doping level NB and the extra
carriers arising from the electron and hole currents flowing
through the depletion layer:
NT ≈ NB + |Jp| − |Jn|
qvsat
, (51)
where Jp and Jn are the hole and electron current densities
respectively. In equation (24), taken from [23], the electron
current contribution is omitted, which is incorrect since Jn,
flowing from the MOS channel, forms a significant part of the
total current. However, the assumption in equation (51) that
the particle currents in the depletion layer are at saturated
velocity vsat is not entirely accurate. Since holes are less
mobile than electrons, but have similar saturation velocities,
the electric field required to cause velocity saturation for holes
is greater than for electrons. For medium- and high-voltage
IGBTs ATLAS simulations show that the hole and electron
velocities vary considerably within the depletion layer. Fig. 17
shows this for a 1.7 kV planar NPT IGBT. Using the following
equation, as in [29], may give a better estimation of NT :
NT ≈ NB + IC
qAvsat
, (52)
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